



Phase Change Memory Enters a New Phase 2nd Edition

Report No. FI-NVM-PCM-1009

By: Gregory Wong

October 2009

© 2009 Forward Insights. All Rights Reserved. Reproduction and distribution of this publication in any form in whole or in part without prior written permission is prohibited. The information contained herein has been obtained from sources believed to be reliable. Forward Insights does not guarantee the accuracy, validity, completeness or adequacy of such information. Forward Insights will not be liable for any damages or injuries arising from the use of such information including, without limitation, errors, omissions or inadequacies in the information contained herein or for the interpretation thereof. The opinions expressed herein are subject to change without notice.

Contents

CONTENTS III

LIST OF FIGURES VI

LIST OF TABLES VIII

TERMINOLOGY 1

EXECUTIVE SUMMARY 2

MEMORY OVERVIEW 3

 Introduction 3

 The Memory Hierarchy 3

 SRAM 4

 Concept 4

 Technology Evolution 5

 DRAM 7

 Concept 7

 Technology Evolution 8

 NOR Flash 9

 Concept 9

 Technology Evolution 11

 NROM 12

 Concept 12

 Technology Evolution 14

 NAND Flash 15

 Concept 15

 Technology Evolution 17

PHASE CHANGE MEMORY 21

 Introduction 21

 Phase Change Material 22

 Memory Cell Concept 24

 Basic Operation 24

 Memory Cell Variations 28

 Selection Device 30

 PCM Characteristics 31

 Set Time 31

 Reset Current 32

 Endurance 34

 Memory Comparison 34

Multi-level Cell PCM	37
Device Layout	40
PCM Reliability	44
PCM Cost Drivers	45
Die Size	45
Process Complexity	46
Technology Scaling	51
Scaling Parameters	51
Roadmap	52
PCM DEVELOPMENT STATUS	58
PCM Development Status	58
ATMI, Inc.	59
BAE Systems	59
CAMELS	60
Elpida	60
Hynix Semiconductor	61
IBM	61
IMEC	61
ITRI	61
Macronix International	61
Nanochip	61
Numonyx (Intel/ST)	62
NXP Semiconductors	62
Ovonyx	63
Qimonda AG	63
Renesas Technology	63
Samsung Electronics	63
STMicroelectronics	64
ULVAC	64
MARKET FORECAST	65
PCM as a NOR Replacement	65
PCM as a Non-volatile RAM	67
PCM as a Storage Class Memory	68
Applications	71

Embedded PCM.....	71
Market	72
REFERENCES	LXXVII
ABOUT THE AUTHOR.....	LXXXI
ABOUT FORWARD INSIGHTS	LXXXII
Services	lxxxii
Contact	lxxxii
REPORT OFFERINGS	LXXXIV

List of Figures

Figure 1. Memory Hierarchy4
 Figure 2. SRAM Cell Layout5
 Figure 3. 3D SRAM Technology6
 Figure 4. DRAM Cell7
 Figure 5. DRAM Cell Transistor Evolution8
 Figure 6. DRAM Cell Capacitor Trend9
 Figure 7. NOR Flash Cell10
 Figure 8. NOR Architecture10
 Figure 9. NOR Flash Cell10
 Figure 10. NOR Flash Technology Evolution11
 Figure 11. Drain Bias Margin12
 Figure 12. NROM Cell Concept13
 Figure 13. NROM Architecture13
 Figure 14. NROM Cell13
 Figure 15. NROM Technology Evolution14
 Figure 16. Bit Disturb (“Second Bit Effect”)15
 Figure 17. NAND Flash Cell Concept16
 Figure 18. NAND Architecture16
 Figure 19. NAND Cell String17
 Figure 20. NAND Flash Technology Evolution18
 Figure 21. NAND Flash Memory Gap Fill19
 Figure 22. Electrons Stored on the Floating Gate19
 Figure 23. Samsung 32Gb CTF Memory20
 Figure 24. Timeline of Phase Change Memory21
 Figure 25. Periodic Table23
 Figure 26. GST Composition23
 Figure 27. Basic PCM Cell Structure24
 Figure 28. Set Operation25
 Figure 29. Reset Operation26
 Figure 30. Phase Change Memory I-V Curve27
 Figure 31. Memory Array Operation27
 Figure 32. μ Trench and Lance Structures28
 Figure 33. Lance and pore structure29
 Figure 34. Phase Change Bridge Memory29
 Figure 35. MOS and BJT Selector30
 Figure 36. Diode Selector31
 Figure 37. Set Time Trend32
 Figure 38. Dependence of Reset Current on Contact Area32
 Figure 39. Reset Current Reduction with Ta₂O₅ Interfacial Layer33
 Figure 40. Reset Current Trend33
 Figure 41. PCM Endurance34
 Figure 42. Read Access Time Comparison35
 Figure 43. Write Throughput36
 Figure 44. Program Performance Comparison37
 Figure 45. MLC Write Approaches38
 Figure 46. MLC Distribution38
 Figure 47. Multi-level States as a Function of Pulse Tail39
 Figure 48. 16-Level and 4-Level PCM39
 Figure 49. Samsung Phase Change Memory Device Evolution40
 Figure 50. Samsung 90nm 512Mb PRAM Layout41

Figure 51.	ST/Intel Phase Change Memory Device Evolution	41
Figure 52.	NOR Flash and PCM Architecture	42
Figure 53.	Intel 256Mb 130nm 28F256L18 StrataFlash Organization	43
Figure 54.	128Mb (256Mb MLC) PCM Organization	43
Figure 55.	Endurance as a function of Energy per Pulse	44
Figure 56.	PCM vs. NOR Flash	46
Figure 57.	Phase Change Memory Technology Evolution	47
Figure 58.	Samsung PRAM Cell Size Evolution	47
Figure 59.	SABEC Process	48
Figure 60.	PRAM Module	48
Figure 61.	180nm Process μ Trench PCM Process	49
Figure 62.	Phase Change Memory with μ Trench Cell	50
Figure 63.	Scaling Parameters	51
Figure 64.	PCM Scaling Challenges	52
Figure 65.	Memory Roadmaps	53
Figure 66.	Bit Size Trend	55
Figure 67.	Density Trend	56
Figure 68.	Areal Density Trend	57
Figure 69.	Embedded PCM Roadmap	57
Figure 70.	U.S. PCM Patents from 1990 to January 2007	58
Figure 71.	Radition-hard C-RAM	60
Figure 72.	Memory Device Characteristics - 2012	65
Figure 73.	PCM in the Memory System	66
Figure 74.	Hybrid FTL for NAND/PCM	67
Figure 75.	SCM Target Specifications	68
Figure 76.	Enterprise Data Systems Memory & Storage	69
Figure 77.	SCM Address Translation	70
Figure 78.	PCM as an Unified Memory	71
Figure 79.	PCM in the Memory Hierarchy	72
Figure 80.	\$/MB Forecast	73
Figure 81.	PCM NOR Replacement Rate	74
Figure 82.	Enterprise DRAM TAM	75
Figure 83.	Memory Revenue Forecast	76

List of Tables

Table 1. Memory Comparison35
Table 2. PCM Development Status59