

Solid State Drive Technology and Applications: A Primer

Report No. FI-NFP-SSD-1211



© 2011 Forward Insights. All Rights Reserved. Reproduction and distribution of this publication in any form in whole or in part without prior written permission is prohibited. The information contained herein has been obtained from sources believed to be reliable. Forward Insights does not guarantee the accuracy, validity, completeness or adequacy of such information. Forward Insights will not be liable for any damages or injuries arising from the use of such information including, without limitation, errors, omissions or inadequacies in the information contained herein or for the interpretation thereof. The opinions expressed herein are subject to change without notice.

© Forward Insights



Contents

ContentsIII	
LIST OF FIGURES	
LIST OF TABLES	
NAND Flash Memory Overview	
NAND Flash	10
Concept	10
Technology Evolution	12
NAND Flash Architecture	15
NAND Flash Density Trend	17
Page Size Trend	19
Block Size Trend	20
Read Time	21
Program Time	22
Endurance	23
Retention	23
SOLID STATE DRIVES	
What is a solid state drive?	25
The Memory Hierarchy	26
SSD Overview	28
SSD Architecture	31
Controller	33
Flash Translation Layer	34
Mapping Schemes	36
Bad Block Management	39
Wear-leveling	39
Garbage Collection	41
Error Correction	41
Interleaving	42
Power Loss Protection	42
Techniques for Improving SSD Performance/Endurance	43
Caching	43
Flash File System Optimization	43



Par	rallelism	44
Flas	sh Bus Width	44
Ove	er-provisioning	45
Imp	proved NAND Flash Memory	46
Re-	mapping of Drive Block	48
Altern	native SSD Architectures	49
Cha	ameleon	49
Hyb	orid SSD	50
Нур	perLink NAND	53
SSD F	Reliability	56
Me	an Time Between Failure (MTBF)	56
Enc	durance	56
Pro	gram Disturb	59
Rea	ad Disturb	59
Dat	ta Retention	60
Bit	Error Rate	61
SM	IART	63
	PLICATIONS	
•	pplications	
	al Cost of Ownership	
	formance Trend	
	tebook PCs and Tablets	
	sktop PCs	
	prise Applications	
	nsaction Processing	
	eo Server	
	th Performance Computing	
	ernet/Network Server	
	olication Workload Characteristics	
Ser	ver-attached vs. Storage-attached SSDs	78
SSI	Ds by Interface	80
Price	/ GB	81





SSD LANDSCAPE	
Chronology	82
Vendor Landscape	84
Standards	85
IDEMA	85
JEDEC	85
Non-Volatile Memory Host Controller Interface Specification (NVMHCI)	85
SNIA SSD Initiative	85
SSD Alliance	86
Technical Committee T13 AT Attachment	86
Technical Committee T10	86
REFERENCES	
Services	xc
Contact	xc
Renorts	xci



List of Figures

Figure 1.	NAND Flash Cell Programming	.10
Figure 2.	Multi-level Storage in NAND Flash	.10
Figure 3.	NAND Flash Cell Reading	.11
Figure 4.	NAND Flash Cell Erase	.11
Figure 5.	NAND Cell String	.12
Figure 6.	NAND Cell String	.12
Figure 7.	NAND Flash Technology Evolution	.13
Figure 8.	NAND Flash Memory Gap Fill	.14
Figure 9.	Electrons Stored on the Floating Gate	.14
Figure 10.	Samsung 32Gb CTF Memory	.15
Figure 11.	NAND Flash Memory Architecture	
Figure 12.	8Gb NAND Flash Memory Organization	.16
Figure 13.	NAND Flash Memory Density Trend	.18
Figure 14.	NAND Flash Memory Chip Size Trend	.19
Figure 15.	NAND Flash Page Size Trend	
Figure 16.	NAND Flash Block Size Trend	.20
Figure 17.	NAND Flash Random Access Time	.21
Figure 18.	NAND Flash Read Performance Trend	.21
Figure 19.	NAND Flash Program Time	.22
Figure 20.	NAND Flash Write Performance Trend	.22
Figure 21.	NAND Flash Endurance Trend	.23
Figure 22.	NAND Flash Endurance Trend at 70nm Technology	.24
Figure 23.	NAND Flash Endurance Trend at 3xnm Technology	.24
Figure 24.	Normalized CPU and HDD Performance	.25
Figure 25.	Memory Hierarchy	.27
Figure 26.	NAND Flash vs. DRAM Process Technology	.27
Figure 27.	Major Components of SSD and HDD	
Figure 28.	128GB MLC SSD vs. 128GB SLC SSD Bill of Materials	
Figure 29.	NAND Flash as a % of Bill of Material	.30
Figure 30.	SSD Architecture	
Figure 31.	Two-channel, Four-way Interleaving	.32
Figure 32.	Software Architecture	.32
Figure 33.	SSD Controller Functional Block Diagram	.33
Figure 34.	HDD vs. SSD Address Mapping	.35
Figure 35.	Flash Translation Layer	.35
Figure 36.	Page Mapping	.37
Figure 37.	Block Mapping	
Figure 38.	Hybrid Mapping	.39
Figure 39.	Wear-leveling	
Figure 40.	Garbage Collection	
Figure 41.	SSD Operating Current	
Figure 42.	MTron PATA SSD Functional Block Diagram	
Figure 43.	High Speed NAND	
Figure 44.	Improving Endurance through Reduced Vt Margins	
Figure 45.	Chameleon SSD Architecture	
Figure 46.	Chameleon SSD Performance	
Figure 47.	Effect of Block-level and Page-level Write Buffer	.50

Solid State Drives: A Primer



Figure 48.	Hybrid SSD Concept	.51
Figure 49.	Data/Control Flows in Hybrid SSD	.51
Figure 50.	SSD Workload Profile	
Figure 51.	Circular Log Space in SLC NAND flash	.52
Figure 52.	Hybrid SSD Endurance	.53
Figure 53.	HyperLink NAND SSD vs. Conventional SSD Architecture	54
Figure 54.	Minimum SSD Capacity for 5 Year Product Life	.58
Figure 55.	Program Disturb	.59
Figure 56.	Read Disturb	.60
Figure 57.	Flash Error Rate Surface	.61
Figure 58.	SSD vs. HDD Bit Error Rates	.62
Figure 59.	ECC Selection	.62
Figure 60.	SSDs vs. HDDs in PCs – Performance Characteristics	
Figure 61.	SSD Benefits Compared to HDDs	.67
Figure 62.	SSD Performance Trend	.68
Figure 63.	Toshiba Blade X-Gale SSD	.69
Figure 64.	SanDisk iSSD	.70
Figure 65.	SSD vs. HDD Random IOPS	.71
Figure 66.	SSDs vs. HDDs in the Enterprise – Performance Characteristics	.72
Figure 67.	Total System Cost	
Figure 68.	Applications Write/Read Workload	.77
Figure 69.	Applications Sequential/Random Workload	78
Figure 70.	SSDs in Servers	
Figure 71.	SSD vs. HDD Price Curve	.81
Figure 72.	HDD and SSD Landscape	.84



List of Tables

Table 1.	SSD Bill of Materials	29
Table 2.	ECC Trend	42
Table 3.	HLNAND SSD vs. Conventional SSD	55
Table 4.	SSD Capacity as a Function of Writes / Day	58
Table 5.	PC-Class SSD vs. HDD	65
Table 6.	SSD Productivity Benefits Over the Life of a PC	66
Table 7.	Interface Transfer Speeds	68
Table 8.	Interface Transfer Speeds	68
Table 9.	Enterprise Class SSD vs. HDD	72
Table 10.	•	
Table 11.	Video-on-Demand SSD TAM	76
Table 12	SSD Chronology	82



Introduction

In the January 2006 issue of IEEE Spectrum, the solid state drives being developed by Samsung were declared a "Loser: Too Little, Too Soon". The article argued that SSDs were too expensive at \$45/GB and that HDDs outclassed SSDs in performance. What a difference 2.5 years makes. A MLC NAND chip is now priced at \$1.30/GB, sequential read and write performance is approaching SATA interface speeds and random performance is at least an order of magnitude better than HDDs for the best SSDs.

During this time, NAND flash vendors, flash card suppliers, controller makers and startups have piled into the market. Even HDD vendors are being forced to react to the stampede by developing their own SSD offerings. In all, there are may be eighty companies either offering or planning to offer SSD products.

Labeled the next killer application by NAND flash vendors hoping to create demand to soak up the additional supply coming from their megafabs, initial expectations were high. However, when the initial generation of products for PCs in 2006/7 failed to live up to expectations, 2008 was to be the year when the hockey stick ramp of SSD adoption is supposed to occur with the advent of lower cost MLC SSDs. 2008 passed and still no hockey stick. It is now 2011 and with Apple's MacBook Air leading the way, SSDs are now on the verge of accelerated growth. In the enterprise, SSDs have already gained traction due to the attractive total cost of ownership profile.

To understand the market potential of SSDs, it is helpful first to understand the fundamentals of the technology to understand its potential. This report provides an explanation of SSD technology, architecture and reliability and elaborates on the advantages and disadvantages of SSDs versus HDDs.

© Forward Insights 9

¹ Loser: Too Little Too Late, Harry Goldstein, IEEE Spectrum, January 2006



About the Author

Gregory Wong is Founder and Principal Analyst. Greg has in-depth knowledge of the cost, performance and markets and applications of 2-bit per cell NOR, NROM and NAND flash, 3-bit per cell and 4-bit per cell NANDand 4-bit per cell NROM flash technologies as well as solid state drives. He also tracks wafer capacity and NAND and SSD shipments.

Greg has 11 years of management experience in strategic planning, business development and engineering at Hitachi, Siemens, ProMOS and Qimonda/Infineon. In these positions, Greg was responsible for analyzing and evaluating flash memory vendors' strategies, process technologies, design architectures, product performance, manufacturing capabilities and costs. Greg worked closely with senior management on strategy formulation and setting operational performance targets. He has worked in Canada, Japan, China, Taiwan and Germany.

Greg earned his B.A.Sc. degree in Electrical Engineering from the University of Toronto, and his M.B.A. degree from the Richard Ivey School of Business in London, Ontario.

© Forward Insights Ixxxix



About Forward Insights

Forward Insights provides independent, insightful market research, consulting and information services focusing on semiconductor memories and solid state storage. The company offers unparalleled depth and understanding of the strategic, market and technical complexities of the semiconductor memory landscape.

Services

Forward Insights offers a unique and comprehensive strategic, financial, market and technical perspective on the semiconductor memory industry. The professional services offered include:

- Strategy Consulting
- Financial & Cost Analysis
- Market Forecasts
- Technology Analysis
- Competitive Analysis
- Surveys
- Training
- Custom projects

Contact

12 Appian Dr.
North York, Ontario
Canada M2J 2P6

Tel.: +1-408-565-8207

E-mail: greg@forward-insights.com



Forward Thinking.

www.forward-insights.com

© Forward Insights xc



Reports

Forward Insights provides in-depth market and technical intelligence for semiconductor memories, solid state storage and emerging memory technologies. Below is list of some of the reports published by Forward Insights.

NAND Quarterly Insights

NAND Quarterly Insights is a market supply-demand forecast published four times a year which includes vendor shipments, wafer capacity, capex, roadmaps and application forecasts.

SSD Quarterly Insights

SSD Quarterly Insights is a SSD market forecast published four times a year which includes shipment and capacity data for enterprise and client computing applications.

Low Density SLC NAND Flash Memory in Embedded Applications

In last decade, the NAND flash market has witnessed tremendous growth with revenues increasing from \$370 million in 2000 to over \$20 billion in 2010.

Continuous price declines for NAND flash memory have enabled it diversify beyond removable storage applications to consumer, industrial and computing applications, each with its own specific requirements in terms of performance, features and density.

Since 2006, MLC technology has become mainstream with SLC technology occupying a sliver of the total market. SLC technology is favored in applications requiring high performance, high reliability and wide operating temperatures. Other than the solid state computing and mobile application markets, SLC devices can be found in embedded applications. In particular, low density SLC NAND devices ranging from 128Mb to 4Gb are employed in a variety of consumer and industrial applications.

Due to the higher margin profile of SLC NAND products, NAND flash manufacturers as well as new entrants looking to extend their product portfolios from the NOR flash memory space are all eyeing the low density SLC market.

Low Density SLC NAND Flash Memory in Embedded Applications examines the competition between low density SLC NAND flash, parallel NOR flash and serial flash and sheds light on some of the application drivers for SLC NAND flash memory in the embedded space.

© Forward Insights xci



NAND Architecture and Periphery Trends

Analyzes the NAND flash architectural choices affecting the competitiveness of the die area including no. of planes, page buffer layout, interleaved and All Bitline sensing, page size, cell string size, SLC/MLC/8LC/16LC, cell size, wordline fanout, bitlines, ECC and periphery transistors. An examination of the periphery of 3D NAND and cross point memory is also provided.

What's After NAND?

In the near future, floating gate NAND flash is likely to encounter fundamental scaling limitations. A variety of technologies including Toshiba's BiCs, Samsung's VG-NAND, Macronix's BE-SONOS, SanDisk's 3D Memory (RRAM) and Intel/Micron's PCMs (stackable PCM) offer the promise of continued increases in storage capacities and lower cost per bit necessary to enable new and emerging data storage applications.

What's After NAND? provides an in-depth analysis of the post-floating gate NAND flash options and an independent assessment of the viability of these technologies going forward...

Applications for 3-bit per cell/4-bit per cell NAND Flash Memories

This report provides an in-depth analysis of the technology, performance, cost, market and applications for 3-bit per cell and 4-bit per cell NAND flash memories.

ECC and Signal Processing Technology for Solid State Drives and Multi-bit per cell Flash Memories

Bit errors are becoming more severe as NAND flash memory scales below 40nm process technology and transitions to 3-bit and 4-bit per cell architectures. Increased ECC requirements will be required, however, traditional error correction codes such as BCH, RS and Hamming code suffer from increased overhead in terms of coding redundancy and read latency as the number of errors corrected increases. In addition, the number of electrons stored in the memory cell is decreasing with each generation of flash memory resulting in reduced signal/noise requiring enhanced sensing techniques.

Digital signal processing technology has been employed in the magnetic recording industry since the early 1990's when partial-response maximum-likelihood technology (PRML) was commercialized. DSP technology is now being deployed in 3-bit per cell and 4-bit per cell NAND flash memories and a concerted effort is being made by NAND flash manufacturers and a variety of startups to employ digital signal processing technology to improve the endurance and performance of next generation NAND flash memories and solid state drives. Signal processing technology will be essential for the continued scaling of NAND flash memories.

© Forward Insights xcii



This research report examines the current state of ECC methods and explores the technology, roadmap, market, cost and competitive landscape in the flash signal processing space.

SSD Innovations

The unprecedented cost reductions of NAND flash memories in the last few years have driven 35mm film and 1.4" floppy disk to extinction. These first generation storage systems such as SD cards and USB flash drives are primarily removable, low capacity, low cost storage for consumer media.

The next frontier for NAND flash memory is as a hard disk drive replacement or an additional tier in the storage hierarchy. The traditional focus on performance in computing and storage farms now encompasses power savings and green technologies. The main reason is not only due to environmental concerns but also to reduce the Total Cost of Ownership that is heavily impacted by electricity and cooling costs.

The priorities for solid state storage in the computing environment are dramatically different from those for consumer applications resulting in a new approach in the design of the system architecture. These varying requirements are driven by the different workload and environmental conditions. To satisfy these conditions, the type of memory used – SLC versus MLC – and system level management of wear leveling, garbage collection, FTL, ECC and security are key design considerations.

SSD Innovations focuses on innovative solutions from major industry players such as FusionIO, Intel, Pliant, Sandforce, SanDisk and STEC for improving the performance, endurance and reliability of SSDs. An exploration of the evolution of application requirements in computing applications, performance limitations of flash-based storage systems, trends and industry innovations is provided.

In addition, innovative SSD architectures incorporating new memory technologies, external power supply and linked chain architectures are investigated as future SSD development directions.

Phase Change Memory: Mainstream Ambitions

Phase Change Memory: Mainstream Ambitions outlines the challenges PCM faces as it vies to compete with mainstream charge-based memories. The report examines the feasilbility of PCM as a replacement for mainstream semiconductor memories including NOR flash, DRAM and NAND flash and explores the potential of PCM as a storage class memory. An update on the PCM activities of major vendors as well as a market and price forecast based on a detailed roadmap is also provided.

Graphics DRAM

The market for graphics DRAM is currently in a stage of massive changes.

© Forward Insights xciii



In 2008, the market was well structured with only three of the main DRAM suppliers engaged in this market segment, namely Samsung, Hynix and Qimonda with a combined market share of greater than 90%. However, Qimonda's insolvency in January 2009 has disrupted this oligopoly. In May, Micron announced its intention to enter the Graphics DRAM market, followed by Elpida in August. Both companies managed to acquire know-how from the leftover Qimonda assets. Nevertheless, it will be a challenge for both newcomers to establish themselves in the graphics DRAM market.

This report analyzes the current status of the graphics DRAM market and provides an outlook for the following years.

In the first section, the market for GPUs and related graphics card platforms which is dominated by AMD and nVidia is discussed. An overview of the characteristics of different application segments as well as the current platforms of the two market leaders is provided.

The major part of this report analyses the market for graphics DRAM till 2012. This will include a detailed assessment of the memory I/Os and densities needed with forecasts for bit growth rates and memory speed requirements. An ASP and revenue forecast will be presented as well.

The last section focuses on the competitive situation in the graphics DRAM market. A thorough analysis of the competitive landscape and the competitiveness of the four players is provided. This discussion will be based on the market picture gained in the first two sections and the expected product portfolio and technology roadmaps of the various suppliers.

Key NAND Flash Memory Design Intellectual Property

Technical innovations, particularly in NAND flash memory design are key enablers of multi-level cell NAND flash memories, especially 3-bit per cell and 4-bit per cell technologies. This report identifies important intellectual property related to sensing architectures, source voltage noise compensation, programming algorithms, disturbs reduction, temperature compensation, high voltage switch, coding schemes and error correction codes from Hynix, Micron, Samsung, SanDisk, STMicroelectronics and Toshiba.

Comparison of 3-bit per cell NAND Flash Memories

This report compares the 3-bit per cell NAND flash memory architectures of SanDisk/Toshiba, Hynix and Samsung and analyzes the advantages and disadvantages of each implementation.

Read Architectures for 3-bit and 4-bit per cell NAND Flash Memories

This report explores the theory, basic circuit elements, timings, and key design features of the conventional interleaved architecture versus the all bitline sensing architecture.

© Forward Insights xciv



Emerging Memories Technologies

Sometime in the next decade, both DRAM and flash memories are expected to face fundamental scaling limitations.

In DRAM, new device structures will be required to overcome short channel effects and junction leakage in the array transistor. In order to maintain the capacitor capacitance of 25fF, high aspect ratio structures and new high-k materials will be required as DRAM scales to 30nm.


NOR flash memory faces challenges in channel length scaling and maintaining the drain bias voltage margin necessary to minimize program disturb.

Electrostatic interference between adjacent cells in NAND flash is becoming a serious issue. As geometries shrink, it becomes much more difficult for the ONO dielectric to wrap around the floating gate to maintain the coupling ratio between the control gate and floating gate. Low-k materials between the cells and high-k materials in the cell will be required for future generations of NAND flash.

As a consequence, DRAM and flash memory vendors are actively researching alternative memory technologies to ensure the continuation of Moore's Law. Technologies such as floating body cell memory and spin-torque MRAM offer the promise of non-volatile RAM-like performance.

Various technologies including phase change memory, charge trap memory, nanocrystal memory, PMC, RRAM and 3D memory are potential candidates to replace flash memory.

Emerging Memory Technologies provides an overview of the challenges facing emerging memory technologies as well as an analysis of the most likely memories to be commercialized in the next five years.



Market and Technical Intelligence for Semiconductor Memories, Emerging Memory Technologies and Solid State Storage



www.forward-insights.com

© Forward Insights xcv